HEER HOME I SEARCH HEER I SHOP I WER ACCOUNT I CONTACT ISSE



	~ ·
Membership Publica	SELECTION OF THE PROPERTY OF T
Help FAQ Terms IEE Colour to IEE <i>Thors</i>	E feer Review Quick Links
O- Home O- What Can I Access?	Full-text Search Prototype Results Feedl
O-Log-out	Your search matched <b>17</b> of <b>88</b> documents.  A maximum of <b>500</b> results are displayed, <b>15</b> to a page, sorted by <b>Relevance Descending</b> order.
O- Jeurnals E Magazines O- Conference Proceedings O- Standards	Refine This Search: You may refine your search by editing the current search expression or enterinew one in the text box.  ((two stage < and > commit) and ( pyr >= 1950 and py Search)  Check to search within this result set
O- By Author O- Basic O- Advanced	Results Key:  JNL = Journal or Magazine CNF = Conference STD = Standard
O- Jein IEEE O- Establish IEEE Vieb Account O- Access the	1 AccuPower: an accurate power estimation tool for superscalar microprocessors  Ponomarev, D.; Kucuk, G.; Ghose, K.;  Design, Automation and Test in Europe Conference and Exhibition, 2002.  Proceedings, 4-8 March 2002  Pages: 124 - 129
iEEE Member Digital Library	[Abstract] [PDF Full-Text (231 KB)] IEEE CNF
E Print Format	2 A 1.3-GHz fifth-generation SPARC64 microprocessor Ando, H.; Yoshida, Y.; Inoue, A.; Sugiyama, I.; Asakawa, T.; Morita, K.; Muta Motokurumada, T.; Okada, S.; Yamashita, H.; Satsukawa, Y.; Konmoto, A.; Yamashita, R.; Sugiyama, H.; Solid-State Circuits, IEEE Journal of , Volume: 38 , Issue: 11 , Nov. 2003 Pages:1896 - 1905
	[Abstract] [PDF Full-Text (1120 KB)] IEEE JNL
	3 Energy-efficient issue queue design  Ponomarev, D.V.; Kucuk, G.; Ergin, O.; Ghose, K.; Kogge, P.M.;  Very Large Scale Integration (VLSI) Systems, IEEE Transactions on , Volume:  11 , Issue: 5 , Oct. 2003  Pages:789 - 800
	[Abstract] [PDF Full-Text (759 KB)] IEEE JNL

4 Scalar coprocessors for accelerating the G723.1 and G729A speech

#### coders

Chouliaras, V.A.; Nunez, J.;

Consumer Electronics, IEEE Transactions on , Volume: 49 , Issue: 3 , Aug. 20

Pages:703 - 710

[Abstract] [PDF Full-Text (486 KB)] IEEE JNL

#### 5 Fault-tolerant mobile agent execution

Pleisch, S.; Schiper, A.;

Computers, IEEE Transactions on , Volume: 52 , Issue: 2 , Feb. 2003

Pages: 209 - 222

[Abstract] [PDF Full-Text (1690 KB)] IEEE JNL

## 6 Critical path analysis of TCP transactions

Barford, P.; Crovella, M.;

Networking, IEEE/ACM Transactions on , Volume: 9 , Issue: 3 , June 2001

Pages:238 - 248

[Abstract] [PDF Full-Text (240 KB)] IEEE JNL

### 7 Introducing the FR500 embedded microprocessor

Suga, A.; Matsunami, K.;

Micro, IEEE, Volume: 20, Issue: 4, July-Aug. 2000

Pages:21 - 27

[Abstract] [PDF Full-Text (148 KB)] IEEE JNL

# 8 Design and evaluation of a switch cache architecture for CC-NUMA multiprocessors

Iyer, R.R.; Bhuyan, L.N.;

Computers, IEEE Transactions on , Volume: 49 , Issue: 8 , Aug. 2000

Pages:779 - 797

[Abstract] [PDF Full-Text (1536 KB)] IEEE JNL

#### 9 Teaching design in a computer architecture course

Hyde, D.C.;

Micro, IEEE, Volume: 20, Issue: 3, May-June 2000

Pages:23 - 28

[Abstract] [PDF Full-Text (64 KB)] IEEE JNL

#### 10 On-demand power management for ad hoc networks

Zheng, R.; Kravets, R.;

INFOCOM 2003. Twenty-Second Annual Joint Conference of the IEEE Comput Communications Societies. IEEE , Volume: 1 , 30 March-3 April 2003 Pages:481 - 491 vol.1

[Abstract] [PDF Full-Text (336 KB)] IEEE CNF

11 Dynamic binary translation for accumulator-oriented architectures Ho-Seop Kim; Smith, J.E.;

Code Generation and Optimization, 2003. CGO 2003. International Symposius on , 23-26 March 2003

Pages:25 - 35

[Abstract] [PDF Full-Text (362 KB)] IEEE CNF

12 Beating in-order stalls with "flea-flicker" two-pass pipelining Barnes, R.D.; Nystrom, E.M.; Sias, J.W.; Patel, S.J.; Navarro, N.; Hwu, W.W. Microarchitecture, 2003. MICRO-36. Proceedings. 36th Annual IEEE/ACM International Symposium on , 2003

Pages: 387 - 398

[Abstract] [PDF Full-Text (373 KB)] IEEE CNF

13 **SPA - a synthesisable Amulet core for smartcard applications**Plana, L.A.; Riocreux, P.A.; Bainbridge, W.J.; Bardsley, A.; Garside, J.D.; Ten S.;

Asynchronous Circuits and Systems, 2002. Proceedings. Eighth International Symposium on , 8-11 April 2002

Pages:201 - 210

[Abstract] [PDF Full-Text (310 KB)] IEEE CNF

14 Reducing register ports for higher speed and lower energy

Park, I.; Powell, M.D.; Vijaykumar, T.N.; Microarchitecture, 2002. (MICRO-35). Proceedings. 35th Annual IEEE/ACM International Symposium on , 18-22 Nov. 2002

Pages:171 - 182

[Abstract] [PDF Full-Text (277 KB)] IEEE CNF

15 Trace-level speculative multithreaded architecture

Molina, C.; Gonzdalez, A.; Tubella, J.;

Computer Design: VLSI in Computers and Processors, 2002. Proceedings. 200

IEEE International Conference on , 16-18 Sept. 2002

Pages:402 - 407

[Abstract] [PDF Full-Text (262 KB)] IEEE CNF

1 2 Next

Home | Log-out | Journals | Conference Proceedings | Standards | Search by Author | Sesic Search | Advanced Search | Join IEEE | Web. Account |
New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online
Publications | Help | FAQ| Terms | Section Top

Copyright © 2004 IEEE — All rights reserved